I. INTRODUCTION
V OLTAGE-TO-FREQUENCY converters (VFCs) are quite popular devices due to their low cost and application versatility in variety of electronic control and measurement systems [1] . In measurement systems, the oscillation amplitude, frequency, or duty cycle of the multivibrators provide information on the value of passive or active elements which play roles as sensors of some other factors (e.g., mechanical pressure, magnetic field, or temperature) [2] . To maintain the transform accuracy, the variation of the oscillation should be reliable functions of the corresponding change of these sensed values. Thus, the bandwidth, sensitivity, and linearity are the most important measures to judge the quality of VFC. These measures also differentiate the VFC and the voltage-controlled oscillator (VCO). Besides, the VFC gives more noise immunity in these measurement systems by converting information into oscillation frequency.
A traditional current steering method to design VFCs is converting voltage to current and then into frequency [2] , [3] . Pease showed this idea to design a VFC and used discrete components to verify it on PCB board [3] . Filanovsky's design was implemented by using bipolar junction transistors (BJTs) on breadboard [2] . Filanovsky's experiment results revealed that the current steering method easily achieved high bandwidth (100 Hz to 100 kHz), but had a poor linearity (the error is more than 2%). Thus, Trofimenkoff presented a square-rooting VFC based on a clock-controlled one-shot circuit, an integrator, and a filter to provide a 0.02% transformation linearity with full-scale frequency of 4 kHz. However, square-rooting VFC attains high linearity at the cost of decreased bandwidth and excess power consumption from the 1.024-MHz clock. Besides, the square-root relation between the output frequency and the input voltage limits the application range, e.g., for liquid or gas orifice and Venturi flow measurement devices [4] . Later, a new -VFC presented by Stork was capable of less than 1% linearity (16-18-b linearity) [1] . Nevertheless, a low jitter clock was required, and the bandwidth was reduced to 3.5 kHz in Stork's design. A different method using a switched-capacitor circuit could achieve maximum operation frequency as high as 100 kHz [5] . However, its linearity was drastically dependent on the frequencies of two on-chip clocks.
Thus, we present a VFC which keeps the high-bandwidth feature of the traditional VFC but attains a better linearity by using an all-MOS VWC. This circuit is verified on silicon using the Taiwan Semiconductor Manufacturing Company (TSMC) 1P5M 0.25-m process to have linearity better than 1%, 416-kHz bandwidth, and 520-kHz/V sensitivity.
II. ALL-MOS VFC
The basic theory of the proposed VFC is to track back-andforth variations of a certain signal in a predetermined range. Thus, no additional accurate oscillators or PLLs are required. In addition, the low-cost CMOS technology is very suitable to carry out this circuit.
A. Architecture of the Proposed VFC
The building blocks of the proposed VFC are shown in bounded by two reference voltages and , where is higher than . When decreases lower than , VWC generates the comparison result (2.5 V) to charge a storage capacitor in the CDC and pull to high. On the contrary, if goes higher than , the VWC changes its output to be 0 V ( ), which results in to be pulled down. In short, varies between and , and is the generated oscillation signal whose frequency is controlled by . Fig. 2 shows the schematic of the proposed VFC. OPA, NM21, PM21, and constitute the voltage-to-current converter ( -to-converter). According to the virtual ground principle, the minus input node of OPA equals . Hence, the generated current is expressed as
B. Schematic of the Proposed VFC
Notably, the length of all of the MOS transistors are set to be at least five times the feature size to avoid any short-channel effect.
The width of PM21 is times of that of PM23 such that the mirrored current is times . The switch, sw1, which decides whether the storage capacitor is to be charged or discharged, is controlled by the output signal ( ) of the VWC. The voltage drop of the capacitor and two reference voltages and are fed into VWC to be compared. While is larger than , the output signal V is provided by VWC to connect sw1 to node b1 such that is discharged. On the contrary, if is less than , VWC generates V to switch sw1 to connect to node a1, resulting in to be charged. According to the previous description, it is concluded that the ideal relation between the input voltage to the output frequency could be expressed as follows: (2) Obviously, (2) is a linear function for versus if , , ,
, and are predetermined.
C. Linearity of the Proposed VFC
Several nonideal effects might be considered carefully to ensure the linearity of the proposed circuit. First, in order to avoid the charge injection from the switch sw1, the dummy switches are required to be added. Second, although the offset voltage of the VWC results in the comparison error, it does not affect the linearity seriously due to the error cancellation between two comparisons per cycle. Finally, the propagation delay ( ) of the VWC is the most important impact to the linearity. The analysis is as follows: the , where is the maximum operating frequency of the VFC, is the ideal output frequency, and . In contrast with the varying resulting form the varying , is deemed as a constant value. Therefore, it creates a nonlinear term in the transfer function, i.e., (2) .
To obtain a better behavior in linearity, we compute with the corresponding given that the required accuracy error is less than 1% in Fig. 3 . Obviously, a higher operation frequency of the VFC requires a shorter of the VWC. In Fig. 3 , there is a turning point at MHz. Thus, we need to design a fast all-MOS VWC without the necessity of using a high-precision clock. , respectively. Their output signals are coupled to the inverter via the switch, sw2. In order to meet the function of the VWC for the VFC, the output signal ( connected to ) of the VWC is fed back to sw2 to select which of the outputs of OPA1 or OPA2 is the final comparison result. The switch, sw3, is used to give this VFC an initial state. When V, node d1 is connected to ground due to the fact that sw3 is closed to initialize V. This causes to begin to be charged and OPA1 to be in action simultaneously. Then, the VWC waits for to be pulled high. The details of OPA1 and OPA2 are shown in Fig. 5 [6] . Referring to Fig. 5 , every node, except the output node ( ), is a low-impedance node due to the diode-connected MOSs such that the comparison of the VWC is quite fast.
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III. IMPLEMENTATION AND MEASUREMENT
This circuit is implemented using TSMC 0.25-m 1P5M CMOS process and measured by using Agilent Infiniium Oscilloscope 600-MHz 4-GSa/s. The die photograph is shown in Fig. 6 , and the core area is 517.39 595.78 m . The reference voltages and are chosen to be 2 and 1 V, respectively. Fig. 7 shows that varies correctly back and forth between and , which is measured to be 1.93 and 0.994 V. Notably, the inaccuracy of these two reference voltages affect the gain of the VFC and not the linearity. Referring to Fig. 8 , the maximum operating frequency in the linear range is measured to be 416 kHz given V. Fig. 9 shows that the output frequency versus input voltage is a linear relation, where the linearity error (accuracy) is less than 1%. The measured results compared with several prior works are summarized in Table I . Obviously, the output frequency and the sensitivity of our VFC are higher than that of all of the prior researches, while the linearity meets the requirements for the most measurement systems, i.e., 1%.
IV. CONCLUSION
We have proposed a high-bandwidth all-MOS VFC chip in this paper. Not only are the sensitivity and the output frequency enhanced, but the linearity error of less than 1% is also better than that of the traditional current steering VFCs. Moreover, the overall manufacturing cost is also reduced, because a CMOS process is used to carry out this circuit and no clock control circuit is needed.
